As semiconductor systems evolve into highly integrated and performance-driven platforms, the use of multiple clock domains has become unavoidable. System-on-chip architectures routinely combine processors, peripherals, memory interfaces, and accelerators, each operating at different frequencies or derived from independent clock sources. While this